SLB Mezzanine

From SundanceWiki
Jump to navigation Jump to search

Every DSP or FPGA application has varying input and output requirements. These can be simple USB interfaces, CameraLink, or high-speed analog I/O. Utilising a standard base module, a flexible system can be tailored by attaching a wide variety of daughter modules. For this reason, the SLB mezzanine concept was introduced.

This concept consists of a carrier board (often a DSP or FPGA TIM module) which includes a high density connector. This connector accepts a daughter module (or mezzanine) which is mounted above the carrier (or in some case can be mounted separately and joined using a flexible cable).

The SLB connector is of a differential construction (based on a Samtec QSH/QTH-DP series 0.5mm pitch connectors) and characterised for high-speed data of over 1Gb/s per pin pair.

The connector is split into three sections, 2 for high-speed differential (LVDS) data transfer, and one for control. A separate connector provides power to the mezzanine board.

Below are listed the features of the SLB:

  • Low Voltage Differential Signalling (LVDS), supported by Xilinx FPGAs,
  • One control signal port,
  • Two differential data ports,
  • A set of power supplies: +3.3, +5, +12 and –12 Volts.
  • Two-extra mounting holes to hold Main/Base and Daughter modules together.

Full information about the SLB Standard can be found in the SLB (Sundance Local Bus) Specification (PDF)

Listed below is a table of the I/O voltages for various SLB modules. This table will be updated as and when the information becomes available.

SLB Module I/O Level
SMT350 3.3V
SMT381 2.5V
SMT384 3.3V
SMT390 3.3V
SMT391 2.5V
SMT399-160 3.3V
SMT903 3.3V
SMT909 2.5V
SMT911 3.3V
SMT916 2.5V
SMT922 2.5V
SMT939 2.5V
SMT941 2.5V
SMT942 2.5V
SMT943 2.5V
SMT945 2.5V Drive or 2.5V/3.3V Receive
SMT946 2.5V
SMT949 2.5V
SMT950 3.3V
SMT959 2.5V